PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2000-115802
(43)Date of publication of application : 21.04.2000

(51)Int.Cl. H04N 9/73
G09G 3/20

(21)Application number : 10-279060
(22)Date of filing : 30.09.1998

(71)Applicant : FUJITSU GENERAL LTD
(72)Inventor : HENMI TSUTOMU

(54) WHITE BALANCE ADJUSTMENT CIRCUIT FOR DISPLAY DEVICE

(57)Abstract:
PROBLEM TO BE SOLVED: To automatically adjust the white balance of a display panel (e.g., PDP 20) within a proper range, even if R, G, B phosphors are deteriorated due to the use of the display device.
SOLUTION: This adjustment circuit is provided with a control data storage ROM 26 that stores in advance R, G, B gain control data corresponding to plural stages of accumulation operation times of a PDP 20, a timer 22 that measures an accumulated operating time T of the PDP 20 and an MPU 28 that discriminates to which the plural stages of the accumulation operation times the accumulated operating time T belongs, reads the R, G, B gain control data corresponding to the time T from the control data storage ROM 26 and controls the gains of R, G, B amplifiers 10r–10b via D/A converters 30r–30b. Then, the white balance correction to deteriorated R, G, B phosphors can be performed automatically and properly by storing in advance the R, G, B gain control data to the control data storage ROM 26, in order to correct the deterioration corresponding to the accumulated operation time of the R, G, B phosphors.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]
[Date of extinction of right]